## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/613,541	07/07/2000	Atsushi Nakamura	501.34189R00	9061
	7590 08/10/200 TERRY, STOUT & K	EXAMINER		
1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-3873			WILLIAMS, ALEXANDER O	
			ART UNIT	PAPER NUMBER
·		2826		
•				
			MAIL DATE	DELIVERY MODE
			08/10/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
·	09/613,541	NAKAMURA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Alexander O. Williams	2826			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w.  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
1) Responsive to communication(s) filed on <u>09 November 2005</u> .					
·—	2a)⊠ This action is <b>FINAL</b> . 2b)□ This action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposition of Claims					
4)  Claim(s) <u>91-101</u> is/are pending in the application 4a) Of the above claim(s) is/are withdraw 5)  Claim(s) is/are allowed. 6)  Claim(s) <u>91-101</u> is/are rejected. 7)  Claim(s) is/are objected to. 8)  Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the construction of the construc	epted or b) objected to by the lidrawing(s) be held in abeyance. Section is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119		•			
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date 7/31/06.	4) Interview Summary Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:	ate			

Application/Control Number: 09/613,541

Art Unit: 2826

Serial Number: 09/613541 Attorney's Docket #: 501.34189R))

Filing Date: 7/7/2000; The certified copy has been filed in parent Application No.

08/570646, filed on 5/25/1995 and 12/20/94.

Applicant: Nakamura et al.

**Examiner: Alexander Williams** 

Page 2

Applicant's Amendment, filed 11/9/05 has been acknowledged.

Claims 1-90, 102 and 103 are cancelled.

The disclosure is objected to because of the following informalities: The related application information should be updated.

Appropriate correction is required.

The oath or declaration is defective. A new oath or declaration in compliance with 37 CFR 1.67(a) identifying this application by application number and filing date is required. See MPEP §§ 602.01 and 602.02.

The oath or declaration is defective because:

It does not identify the foreign application for patent or inventor's certificate on which priority is claimed pursuant to 37 CFR 1.55, and any foreign application having a filing date before that of the application on which priority is claimed, by specifying the application number, country, day, month and year of its filing.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Application/Control Number: 09/613,541

Art Unit: 2826

invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Claims 91 to 101 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hinrichsmeyer et al. (U.S. Patent # 4,996,587) in view of Kondo et al. (U.S. Patent # 5,438,478) and further in view of Akram et al. (U.S. Patent # 5,674,785).

For example, in claims 91 and 96, Hinrichsmeyer et al. (figures 1 to 7) specifically figure 5 show a semiconductor device 20 comprising: a rigid substrate 10 having a first main surface and a second main surface opposite to the first main surface; a semiconductor pellet 19 mounted on the first main surface 23 of the rigid substrate, the semiconductor pellet having a plurality of semiconductor circuit elements (inherit) and a plurality of bonding pads 21; a plurality of electrode pads formed on the second main surface of the rigid substrate; and a plurality of bonding wires 22 for electrically connecting the bonding pads of the semiconductor pellet with the electrode pads; wherein the semiconductor pellet is mounted facedown on the rigid substrate, the rigid substrate has slits 13 that extend from the first main surface to the second main surface and expose the bonding pads of the semiconductor pellet, the bonding wires extend through the slits in the rigid substrate to connect the bonding pads and the electrode pads and bump electrodes 25 are formed on said electrode pads. Hinrichsmeyer et al. fail to explicitly show a rigid substrate formed by glass fibers impregnated with epoxy or polyimide resins.

Kondo et al. is cited for showing electronic component carriers. Specifically, Kondo et al. (figures 1 to 32) specifically figures 3 and 4 discloses a semiconductor device comprising: a rigid substrate **10** having a first main surface and a second main surface opposite to the first main surface; a semiconductor pellet **34** mounted within the

rigid substrate, the semiconductor pellet having a plurality of semiconductor circuit elements (inherit) and a plurality of bonding pads (inherent); a plurality of electrode pads 28 formed on the second main surface of the rigid substrate; and a plurality of bonding wires 38 for electrically connecting the bonding pads of the semiconductor pellet with the electrode pads; wherein the semiconductor pellet is facedown in the rigid substrate, the rigid substrate has slits 12 that extend from the first main surface to the second main surface and expose the bonding pads of the semiconductor pellet, the bonding wires connecting the bonding pads and the electrode pads; and the rigid substrate formed by glass fibers impregnated with epoxy or polyimide resins for the purpose of enhancing the lifetime and reliability of a connection between a chip and a substrate.

(2) FIG. 3 schematically shows a first embodiment of the electronic component carrier according to the invention. Ιn FIG. 3, a printed wiring substrate 10 (thickness: 0.2 mm) formed by laminating copper foils onto both surfaces of a base material, which is obtained by impregnating a glass cloth with bismaleimide triazine resin, is provided at its central portion with a cavity 12 for mounting a given electronic component (e.g. semiconductor element) and through-holes 14 are formed in the substrate at given positions. The inner surface of the substrate constituting the through-hole 14 is first subjected to a copper plating and then to a nickel plating and further to a gold plating. On the other hand, a lead frame 20 composed of a given metal foil (e.g., MF202-H made by Mitsubishi Electric Corporation, thickness: 0.15 mm) is disposed on an upper surface of the substrate 10 in place, and a top portion of each inner lead 22 is subjected to a silver plating for the connection to a gold wire as mentioned later. Furthermore, an outer lead 24 is extended outward from the respective inner lead 22 in the lead frame so as to connect to the other circuit or the like in a given assembling operation. The printed wiring substrate 10 and the lead frame 20 are joined to each other through a layer 26 of an adhesive composed of an epoxy resin. The electronic component carrier shown in FIG. 3 corresponds to multipin-type QFP and is shown as only one piece of the lead frame for multiple pattern. As the printed wiring substrate, use may be made of a laminate of glass cloths each impregnated with a heatresistant insulating resin such as epoxy resin, polyimide resin, Teflon (trade name) or the like, ceramic laminate and so on in addition to the above laminate covered at both surfaces with copper foils. In the embodiment of FIG. 3, a ground ring 28 for

earth is connected to the conductor pattern formed on the rear surface side of the substrate 10 through the through-hole to reduce lead inductance, whereby the degree of freedom in the pattern design for the substrate 10 is improved.

(3) FIG. 4 shows a sectional view taken along a line IV--IV of FIG. 3. As shown in FIG. 4, the inner lead 22 of the lead frame 20 or the neighborhood thereof is joined to the front surface of the printed wiring substrate 10 through the adhesive layer 26 formed in place around the cavity 12. In this case, the substrate 10 is subjected to C-face working in order to improve the shapability in mold. The adhesive layer 26 is composed of a thermosetting resin having a high heat resistance such as epoxy resin, polyimide resin, triazine resin or the like. When the thermosetting resin is used as an adhesive, it is desirable that an amount of ionic impurities such as Cl.sup.- and so on is low (not more than 10 ppm).

Hinrichsmeyer et al. fail to explicitly show a height of said bump electrodes is greater than a thickness of said resin sealing body from said second surface of said substrate in a thickness direction of said semiconductor pellet.

Akram et al. (figures 1 to 11) specifically figures 6 and 12C discloses show a semiconductor device comprising: a substrate 12E having a first surface, a second surface opposite to said first surface, electrode pads 90 formed on said second surface and a slit (via within 12E) passing through said substrate from said first surface to said second surface; a semiconductor pellet 18 having a circuit system and bonding pads (not shown, but inherent) formed on a main surface thereof, said semiconductor pellet being mounted over said substrate such said that said main surface of said semiconductor pellet is faced to said first surface of said substrate and said bonding pads are arranged in said slit in a plan view; bonding wires 32 electrically connecting said electrode pads of said substrate with said bonding pads of said semiconductor pellet via said slit; a resin sealing body 36E sealing said bonding wires, said resin sealing body including a first portion on said first surface of said substrate, a second portion on said second surface of said substrate and a third portion in said slit, said first to third portions of said resin sealing body being formed in unitary to one another; and bump electrodes 16 formed on said second surface of said substrate such that said bump electrodes are electrically connected to said electrode pads of said substrate and a height of said bump electrodes is greater than a thickness of said resin sealing body

from said second surface of said substrate in a thickness direction of said semiconductor pellet for the purpose of provide access for electrical interconnection through the interconnect opening alignments with bond pads on the die.

In claim 97, the combination with Hinrichsmeyer et al. show said row of bonding pads **21** is disposed at a substantially central area between said first pair of opposed edges of said semiconductor pellets.

In claim 98, the combination with Hinrichsmeyer et al. show wherein said semiconductor pellet **19** has a rectangular shape, and wherein said first pair of opposed edges correspond to a pair of longer edges and said second pair of opposed edges correspond to a pair of shorter edges.

In claim 99, the combination with Hinrichsmeyer et al. show wherein said slit **13** tapered so that an opening on said second surface of substrate is greater than an opening on said first surface of said substrate.

Therefore, it would be obvious to one of ordinary skill at the time of the invention to use Akram et al.'s bump height greater than the resin and Kondo et al's glass impregnated with epoxy or polyimide resin in the substrate and features to modify Hinrichsmeyer et al.'s substrate and features for the purpose of enhancing the lifetime and reliability of a connection between a chip and a substrate.

## Response

Applicant's arguments filed 11/9/05 have been fully considered, but are moot in view of the new grounds of rejections detailed above.

The insertion of Applicant's additional claimed language, for example, "in claims 91 and 96" cause for further search and consideration to make this action final.

Applicant's amendment necessitated the new grounds of rejection. Accordingly, **THIS ACTION IS MADE FINAL**. See M.P.E.P.  $\ni$  706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 C.F.R.  $\ni$  1.136(a).

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL
ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION.
IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE

Application/Control Number: 09/613,541

Art Unit: 2826

MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. → 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

The listed references are cited as of interest to this application, but not applied at this time.

Field of Search	Date
U.S. Class and subclass:	5/14/03
257/778,777,780,737,784,673,696,698,680,773	1/19/05
	9/14/05
	8/5/07
Other Documentation:	5/14/03
foreign patents and literature in	1/19/05
257/778,777,780,737,784,673,696,698,680,773	9/14/05
	8/5/07
Electronic data base(s):	5/14/03
U.S. Patents EAST	1/19/05
	9/14/05
·	8/5/07

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander O Williams whose telephone number is (571) 272 1924. The examiner can normally be reached on M-F 6:30-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272 1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

> Alexander O Williams Primary Examiner Art Unit 2826

**MOA** 8/5/07